Urgent! Digital ASIC Engineer (RTL, Verification, Firmware) Job Opening In Barcelona – Now Hiring Neuronip
Neuron IP is actively seeking a
Digital ASIC Engineer in Design, Verification, and/or Firmware
to be an integral part of our die-to-die interface protocol team, focusing on cutting-edge UCIe chiplets for use in AI/ML, HPC, and automotive.
This role is for you if you are passionate about advancing digital communication protocols, disaggregating monolithic SoCs, and building open-source ecosystems.
The Role In this vital role, you will contribute to the creation and realization of state-of-the‑art die-to-die interface designs.
Working closely with the front‑end design and integration team, you will collaborate with architects, IP designers, firmware engineers, Physical Design, and product engineers to achieve first‑rate silicon success.
Explore application verticals such as hardware security modules, artificial intelligence hardware architectures, memory interfaces, protocols to enable cloud compute Systems‑In‑Packages (SiPs), and chiplet requirements for automotive platforms.
The Person We are looking for someone with at least 4 years of focused, practical experience, with a steadfast commitment to delivering high‑quality results on schedule.
You will have a zeal for learning and excellence in a technical capacity, thriving in both team‑oriented and individual settings.
Your communication skills will shine in meetings, presentations, and written documentation.
You are an autonomous learner, eager to pick up new skills needed for your role and flexible enough to work with colleagues in different time zones.
We value creative thinkers and problem‑solvers who pay close attention to detail.
You must be able to work in the country you’ve applied in, within an in‑office model.
The Future Neuron IP is a company committed to training and growing your career on the job.
You will work with experts in the various fields of analog & digital circuits, and will be given the tools, training and exposure to quickly grow you into one such expert in the field with broad experience in ASIC RTL, and a deep expertise in high‑speed wireline communications architectures.
Key Responsibilities
Join & lead the integration, implementation, and/or verification of Neuron IP's die‑to‑die interface PHYs, such as for UCIe.
Oversee IP integration, synthesis, timing, lint, and CDC closure to ensure top‑tier design quality with tools from a diverse list of EDA vendors.
Implement design specifications related to testing, debugging, and clock configurations.
Identify and dissect complex technical issues, evaluate multiple solutions, and steer the team towards successful execution.
Drive the development of efficient workflows, including automation and scripting for design processes, firmware toolchains, verification test plans, and EDA methodologies.
Work in unison with teams of Firmware Engineers, Verification Engineers, RTL & IP designers, Physical Design, and SoC leaders, ensuring cross‑team synergy.
Create & execute verification plans in conjunction with Digital, Firmware, Analog, and Systems teams.
Engage in detailed discussions regarding technical aspects and project schedules with engineers and managers across different sites.
Preferred Experience
Proficient understanding of Digital Design & Verification in RTL, particularly with Verilog HDL and SystemVerilog.
Knowledgeable about Synthesis, timing constraints, Linting, CDC tools, and conducting equivalence checks.
Strong skills in Linux, TCL, Python scripting, Makefiles, and other analysis & automation utilities.
Background in ASIC implementation and familiarity with tools from Synopsys, Cadence, and Mentor.
Able to create test plans and build block level testbenches with UVM/cocotb.
In‑depth knowledge of clocking, reset sequences, power‑up sequences, and physical design optimization.
Exposure to and understanding of PCIe, CXL, UCIe, and Ethernet (PHY, PCS, Protocol).
Knowledge of embedded C firmware, microcontrollers, and memory mapped registers.
Additionally, RISC‑V ISA experience is an asset.
Academic Credentials
Bachelor's or Master’s degree in Electrical/Computer Engineering, Engineering Science, Computer Science, or a related field.
Minimum English level (CEFR) of a high‑level B2, C1 preferred.
Neuron IP is a leader in Silicon IP, integrating advanced capabilities into SoCs efficiently.
We're driving innovation in areas such as AI, the cloud, chiplets, 5G, and IoT.
If you're passionate about pioneering technology, Neuron IP is your platform to excel.
#J-18808-Ljbffr
✨ Smart • Intelligent • Private • Secure
Practice for Any Interview Q&A (AI Enabled)
Predict interview Q&A (AI Supported)
Mock interview trainer (AI Supported)
Ace behavioral interviews (AI Powered)
Record interview questions (Confidential)
Master your interviews
Track your answers (Confidential)
Schedule your applications (Confidential)
Create perfect cover letters (AI Supported)
Analyze your resume (NLP Supported)
ATS compatibility check (AI Supported)
Optimize your applications (AI Supported)
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
European Union Recommended
Institution Recommended
Institution Recommended
Researcher Recommended
IT Savvy Recommended
Trades Recommended
O*NET Supported
Artist Recommended
Researchers Recommended
Create your account
Access your account
Create your professional profile
Preview your profile
Your saved opportunities
Reviews you've given
Companies you follow
Discover employers
O*NET Supported
Common questions answered
Help for job seekers
How matching works
Customized job suggestions
Fast application process
Manage alert settings
Understanding alerts
How we match resumes
Professional branding guide
Increase your visibility
Get verified status
Learn about our AI
How ATS ranks you
AI-powered matching
Join thousands of professionals who've advanced their careers with our platform
Unlock Your Digital ASIC Potential: Insight & Career Growth Guide
Real-time Digital ASIC Jobs Trends in Barcelona, Spain (Graphical Representation)
Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph below. This graph displays the job market trends for Digital ASIC in Barcelona, Spain using a bar chart to represent the number of jobs available and a trend line to illustrate the trend over time. Specifically, the graph shows 8923 jobs in Spain and 2371 jobs in Barcelona. This comprehensive analysis highlights market share and opportunities for professionals in Digital ASIC roles. These dynamic trends provide a better understanding of the job market landscape in these regions.
Great news! Neuronip is currently hiring and seeking a Digital ASIC Engineer (RTL, Verification, Firmware) to join their team. Feel free to download the job details.
Wait no longer! Are you also interested in exploring similar jobs? Search now: Digital ASIC Engineer (RTL, Verification, Firmware) Jobs Barcelona.
An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at Neuronip adheres to the cultural norms as outlined by Expertini.
The fundamental ethical values are:The average salary range for a Digital ASIC Engineer (RTL, Verification, Firmware) Jobs Spain varies, but the pay scale is rated "Standard" in Barcelona. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.
Key qualifications for Digital ASIC Engineer (RTL, Verification, Firmware) typically include Informática Y Tecnología and a list of qualifications and expertise as mentioned in the job specification. Be sure to check the specific job listing for detailed requirements and qualifications.
To improve your chances of getting hired for Digital ASIC Engineer (RTL, Verification, Firmware), consider enhancing your skills. Check your CV/Résumé Score with our free Resume Scoring Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.
Here are some tips to help you prepare for and ace your job interview:
Before the Interview:To prepare for your Digital ASIC Engineer (RTL, Verification, Firmware) interview at Neuronip, research the company, understand the job requirements, and practice common interview questions.
Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the Neuronip's products or services and be prepared to discuss how you can contribute to their success.
By following these tips, you can increase your chances of making a positive impression and landing the job!
Setting up job alerts for Digital ASIC Engineer (RTL, Verification, Firmware) is easy with Spain Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!
